Senior Verification Engineer (UVM / SystemVerilog, High-Speed IP)
- Employment
- Full-time
- Experience
- Senior
- Found by ttjob
- 14.11.2026
- Last confirmed at source
- 15.11.2026 (4 h ago)
Senior Verification Engineer (UVM / SystemVerilog, High-Speed IP)
Armenia
Full Time